Serial No.: 09/870,531 Art Unit: 2827

IN THE CLAIMS

1. (currently amended) A method for fabricating a silicon based package (SBP) in the sequence as follows:

starting with a wafer composed of silicon and having a first surface and a reverse surface which are planar as the base for the SBP,

then forming an interconnection structure including multilayer conductor patterns over the first surface, then forming a protective overcoat layer over the interconnnection structure, <u>and</u> then forming a temporary bond between the protective overcoat layer of the SBP and a wafer holder, with the wafer holder being a rigid structure, then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin silicon wafer (UTSW) for the SBP,

then forming via holes which extend through the UTSW, [and]

then forming metallization in the via holes with the metallization extending through the UTSW, and

then remove the temporary bond.

1

2

3

4

5

6

7

8

9

10

1 İ

12

13

14

1

2

1

2

1

2

5

- 2. (previously presented) The method of claim 1 including bonding the metallization in the via holes to pads of a carrier.
- 3. (previously presented) The method of claim 1 including forming capture pads on the first surface prior to thinning the wafer.
- 4. (previously presented) The method of claim 1 including:
- initially forming capture pads on the first surface,
- then forming the interconnection structure over the first surface and the capture
 pads,
 - then forming the temporary bond of the wafer holder to the reverse surface, and then thinning the wafer, thereby forming the UTSW.

· 1	5 (proviously presented) The method of claim 1 including
	5. (previously presented) The method of claim 1 including:
2	initially forming capture pads on the first surface,
3	then forming interconnection structure over the first surface and the capture pads,
4	then forming the temporary bond of the wafer holder to the reverse surface,
5	then thinning the wafer, thereby forming the UTSW, and
6	then forming the via holes through the UTSW down to the capture pads.
1	6. (previously presented) The method of claim 1 including:
2	initially forming capture pads on the first surface,
3	then forming interconnection structure over the first surface and the capture pads,
4	then forming the temporary bond of the wafer holder to the reverse surface,
5	then thinning the wafer, thereby forming the UTSW,
6	then forming the via holes through the UTSW down to the capture pads,
7	then forming a dielectric layer over the surface of the wafer leaving the bottoms of
8	the via holes clear with the capture pads exposed, and
9	then forming the metallization in the via holes in contact with the capture pads.
1	7. (previously presented) The method of claim 1 including:
2	initially forming capture pads on the first surface,
3	then forming interconnection structure over the first surface and the capture pads
4	then forming the temporary bond of the wafer holder to the reverse surface,
5	then thinning the wafer, thereby forming the UTSW,
6	then forming the via holes through the UTSW down to the capture pads,
7	then forming a dielectric layer over the surface of the wafer leaving the bottoms of
8	the via holes clear with the capture pads exposed,
9	then depositing metal pads into the via holes in contact with the capture pads, and
10	then form metal joining structures on the metal pads.

Art Unit:

2827

Serial No.:

09/870,531

1	8. (previously presented) The method of claim 1 including initially forming via holes in the
2	first surface prior to thinning the wafer.
1	9. (previously presented) The method of claim 1 including the steps as follows:
2	initially forming via holes in the first surface prior to thinning the wafer,
3	then forming a dielectric layer covering the via holes.
1	10. (previously presented) The method of claim 1 including the steps as follows:
2 .	initially forming via holes in the first surface prior to thinning the wafer,
3	then forming a dielectric layer over the surface of the wafer including the via holes,
4	and
5	then forming a through via/cap pad layer of a first metal layer over dielectric layer
6	including the via holes.
1	11. (previously presented) The method of claim 1 including the steps as follows:
2	initially forming via holes in the first surface prior to thinning the wafer,
3	then forming a dielectric layer over the surface of the wafer including the via holes,
4	then forming a through via/cap pad layer of a first metal layer over dielectric layer
5	including the via holes, and
6	then planarizing to remove the via/cap pad layer above the surface of the dielectric

Art Unit:

2827

7

layer, thereby forming vias in the via holes.

Serial No.:

09/870,531

Serial No.:	09/870,531	Art Unit:	2827			
	y presented) The method of claim 1 including the	-				
initially forming via holes in the first surface prior to thinning the wafer,						
then forming a dielectric layer over the surface of the wafer including the via holes,						
then for	then forming a through via/cap pad layer of a first metal layer over dielectric layer					
including the v	ia holes,					
then pla	nnarizing to remove the via/cap pad layer above	the surface of t	he dielectric			
layer, thereby	forming vias in the via holes, and					
then for	ming an interconnection structure over the first	surface includ	ing the first			
metal layer.						
13. (previously	y presented) The method of claim 1 including the	he steps as follo	ws:			
	nitially forming via holes in the first surface pri-	-				
then for	then forming a dielectric layer over the surface of the wafer including the via holes,					
then forming a through via/cap pad layer of a first metal layer over dielectric layer						
ncluding the via holes,						
then planarizing to remove the via/cap pad layer above the surface of the dielectric						
layer, thereby	ayer, thereby forming vias in the via holes, and					
then for	then forming interconnection structure over the first surface including the metal					
vias and the fir	rst metal layer,					
then for	ming the temporary bond to the rigid wafer hol	der on the reve	rse surface,			
and						
then thi	nning the wafer to the desired thickness of the U	JTSW.				

Serial No.: 09/870,531 Art Unit: 2827

14. (currently amended) A method for fabricating a silicon based package (SBP) comprising:

providing a base for the SBP comprising a wafer composed of silicon and having a first surface and a reverse surface which are planar,

then forming via holes which extend partially through the wafer from the first surface towards the reverse surface with the each via hole having a base thereof which is closest to the reverse surface,

then forming a dielectric layer covering the first surface of the silicon wafer and the via holes with distal portions of the dielectric layer being located at the bases of the via holes, so that the distal portions are closest to the reverse surface,

then forming metal vias in the via holes on the dielectric layer with proximal ends being located at the first surface and distal ends of the metal vias being located on the distal portions of the dielectric layer, thereby being closest to the reverse surface,

then forming an interconnection structure including multilayer conductor patterns over the metal vias and the dielectric layer,

then forming a protective overcoat layer over the interconnnection structure,
then forming a temporary bond between the protective overcoat layer of the SBP
and a wafer holder, with the wafer holder being a rigid structure leaving the reverse
surface of the wafer exposed,

then thinning the reverse surface of the wafer to a desired thickness to form an ultra thin silicon wafer (UTSW) for the SBP exposing the distal portions of the dielectric layer covering the distal ends of the metal vias, and

then removing the distal portions of the dielectric layer exposing the distal ends of the metal vias which extend through the UTSW, and

then removing the temporary bond.

1 2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

	Serial No.:	09/870,531	Art Unit:	2827	
--	-------------	------------	-----------	------	--

15. (previously presented) The method of claim 14 including the steps of forming the metal vias by forming a blanket through via/cap pad layer of a first metal layer over dielectric layer including the via holes, followed by planarizing the via/cap pad layer down to the surface of the dielectric layer, thereby forming the metal vias in the via holes.

16. (previously presented) The method of claim 14 including the steps of forming the metal vias by forming a blanket through via/cap pad layer of a first metal layer over dielectric layer including the via holes, followed by planarizing to remove the via/cap pad layer above the surface of the dielectric layer, thereby forming the metal vias in the via holes,

then forming the interconnection structure over the first surface including the metal vias and the first metal layer,

then forming the temporary bond to a rigid wafer holder on the reverse surface, and then thinning the wafer to the desired thickness of the UTSW.

Claims 17-24 (canceled)

1 2

3

4

1

2

3

4

5

6

8

Serial No.:	09/870,531	Art Unit:	2827
25. (previously	y presented) A method for fabricating a Si	ilicon Based Package	(SBP) in the
sequence as fol	lows:		
starting	with a wafer composed of silicon and havi	ng a first surface and	l a reverse
surface which a	are planar as the base for the SBP,		
then for	ming an interconnection structure including	ng multilayer conduc	tor patterns
over the first su	ırface,		
then for	ming a protective overcoat layer composed	l of polyimide over tl	ıe
interconnnectio	on structure,		
then for	ming a temporary bond between the prote	ctive overcoat layer (of the SBP
and a wafer ho	lder, with the wafer holder being a rigid st	ructure,	
then thi	inning the reverse surface of the wafer to a	desired thickness to	form an
Ultra Thin Sili	con Wafer (UTSW) for the SBP,		
then for	ming via holes which extend through the U	JTSW, [[and]]	
then for	ming metallization in the via holes with the	e metallization exten	ding through
the UTSW, and	<u>I</u>		
then ren	noving the temporary bond.		
26. (previously	y presented) The method of claim 25 includ	ding:	
forming	the temporary bond with polyimide, and		
releasing	g the temporary bond by laser ablation.		

. 1

. 1

Serial No.:	09/870,531	Art Unit:	2827			
27. (currently amended) [[A]] The method for fabricating a silicon based package (SBP)						
and SBP in acc	ordance with claim 30 comprising:					
providi	ng a base for the SBP comprising a wafer compose	d of silicon aı	nd having a			
first surface an	d a reverse surface which are planar,					
then for	ming via holes which extend partially through the	wafer from t	he first			
surface toward	s the reverse surface with the each via hole having	a base thereo	of which is			
closest to the re	everse surface,					
then for	then forming a dielectric layer covering the first surface of the silicon wafer and the					
via holes with d	via holes with distal portions of the dielectric layer being located at the bases of the via					
holes, so that the distal portions are closest to the reverse surface,						
then forming metal vias in the via holes on the dielectric layer with proximal ends						
being located at the first surface and distal ends of the metal vias being located on the						
distal portions of the dielectric layer, thereby being closest to the reverse surface,						
then forming an interconnection structure including multilayer conductor patterns						
over the metal vias and the dielectric layer,						
then forming a protective overcoat layer composed of polyimide over the						
interconnnection structure,						
then forming a temporary bond between the protective overcoat layer of the SBP						
and a wafer ho	and a wafer holder, with the wafer holder being a rigid structure leaving the reverse					
surface of the v	vafer exposed,					
then thi	nning the reverse surface of the wafer to a desired	thickness to	form -an			
Ultra Thin Sili	con Wafer (UTSW) <u>the UTSW</u> for the SBP exposi	ng the distal p	portions of			

the dielectric layer covering the distal ends of the metal vias, [[and]]

the metal vias which extend through the UTSW; and

then releasing the temporary bond.

then removing the distal portions of the dielectric layer exposing the distal ends of

	Serial No.:	09/870,531	Art Unit:	2827	
. 1	28. (previous)	y presented) The method of claim 27 including:			
2		g the temporary bond with polyimide, and			
3	releasing the temporary bond by laser ablation.				
	Please a	add the following claims			
1	29. (new) A mo	ethod for fabricating a Silicon Based Package (SBI	P) from a silic	on wafer	
2	which has a first surface and a reverse surface which are planar by thinning the reverse				
3	surface of the silicon wafer to form an Ultra Thin Silicon Wafer (UTSW) with a desired				
4	thickness by the following steps:				
5	first starting with the silicon wafer as the base for the SBP,				
6	then performing alternative sequences of the steps which follow:				
7	forming a temporary bond between the silicon wafer and a wafer holder leaving the				
8	reverse surface exposed, with the wafer holder being a rigid structure,				
9	forming	g via holes deep enough to extend from the first sur	face to the de	sired	
10	thickness in the	e silicon wafer prior to the step of thinning the revo	erse surface o	f the wafer,	
11	and subsequen	tly filling the via holes with metallization, and			
12	thinning	g the reverse surface of the wafer to a desired thick	kness to form	the UTSW	
13	for the SBP, an	ıd			

thereafter releasing the temporary bond.

Serial No.:	09/870,531	Art Unit:	2827
30. (new) The	method of claim 29 including the steps	performed in the sequen	ce as follows:
perforn	ning a step of forming an interconnecti	on structure including n	ıultilayer
conductor pat	terns over the first surface of the silicon	wafer;	
then for	rming a protective overcoat layer over t	the interconnnection stru	ıcture,
then for	rming the temporary bond between the	protective overcoat laye	r of the SBP
and the wafer	holder leaving the reverse surface expo	sed;	
then th	inning the reverse surface of the wafer t	to a desired thickness to	form the
UTSW for the	SBP;		
then for	rming via holes which extend through t	he thickness of the UTSV	W;
then for	rming metallization in the via holes witl	h the metallization exten	ding through
the thickness o	of the UTSW; and		
thereaf	ter releasing the temporary bond.		

. 1

Seria	al No.:	09/870,531	Art Unit:	2827

31. (new) The method of claim 29 including the steps performed in the sequence as follows:

performing a step of forming via holes which extend partially through the wafer through the desired thickness of the UTSW from the first surface towards the reverse surface with the each via hole having a base thereof which is closest to the reverse surface,

then forming a dielectric layer covering the first surface of the silicon wafer and the via holes with distal portions of the dielectric layer being located at the bases of the via holes, so that the distal portions are closest to the reverse surface,

then forming metal vias in the via holes on the dielectric layer with proximal ends being located at the first surface and distal ends of the metal vias being located on the distal portions of the dielectric layer, thereby being closest to the reverse surface,

then forming an interconnection structure including multilayer conductor patterns over the metal vias and the dielectric layer,

then forming a protective overcoat layer over the interconnnection structure,
then forming the temporary bond between the protective overcoat layer of the SBP
and a wafer holder, leaving the reverse surface of the wafer exposed,

then thinning the reverse surface of the wafer to a desired thickness to form the UTSW for the SBP exposing the distal portions of the dielectric layer covering the distal ends of the metal vias,

then removing the distal portions of the dielectric layer exposing the distal ends of the metal vias which extend through the UTSW, and

thereafter releasing the temporary bond.

. 1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20